An Efficient Approach to Calculate Leakage Current Based on SPICEs Parameters at CMOS Transistors
نویسندگان
چکیده
The main idea of this paper is to discuss a new approach to optimize the value of leakage current in MOS transistors. It based on looking for optimal values of the main SPICE parameters which influence the value of the leakage current. These Values make in totally the leakage current, minimal value. The logic and the flow diagrams seem working correctly; various simulation results show the validity of the proposed technique and the value of the leakage is reduced finally as expected.
منابع مشابه
Calculation of Leakage Current in CMOS Circuit Design in DSM Technology
With the continuously growing quest for miniaturization of circuit technology, one of the prime focuses of the research has shifted in the direction of ultra low power circuit designs. As the size of chips is shrinking and the density is increasing simultaneously, losses are increasing mostly in the form of power dissipation. Based on various parameters of performance evaluation in a VLSI circu...
متن کاملEfficient Techniques for Low Power Leakage Current Based on Header/Footer Techniques in Nano-scale Circuits
In this paper we extensively analyze and evaluate the leakage current power dissipation based on the most popular Header/Footer approaches. Five different NanoScale SPICE parameters are used to evaluate each approach in this paper. An efficient approach based on Header/Footer technique to reduce the leakage current and increase the speed operation is proposed. Based on the new approach, it indi...
متن کاملHybrid NEMS-CMOS integrated circuits: A novel strategy for energy-efficient designs
Substantial increase in gate and sub-threshold leakage of complementary metal-oxide-semiconductor (CMOS) devices is making it extremely challenging to achieve energy-efficient designs while continuing their scaling at the same pace as in the past few decades. Designers constantly sacrifice higher levels of performance to limit the ever-increasing leakage power consumption. One possible solution...
متن کاملLeakage Current And Dynamic Power Analysis Of Finfet Based 7t Sram At 45nm Technology
As technology is scaled down, the importance of leakage current and power analysis for memory design is increasing. In this paper, we discover an option for low power interconnect synthesis at the 45nm node and beyond, using Fin-type Field-Effect Transistors (FinFETs) which are a promising substitute for bulk CMOS at the considered gate lengths. We consider a mechanism for improving FinFETs eff...
متن کاملSleepy Keeper Approach for Power Performance Tuning in VLSI Design
There are several techniques that reduce leakage power in efficient way but the disadvantage of each technique limits the application of each technique. In this paper sleepy keeper approach is introduced to reduce the power dissipation of the circuit in idle state when its logic is not needed. The sleepy keeper approach uses traditional sleep transistors and two additional transistors which are...
متن کامل